Supplementary Material 1 Materials and Methods
The LaAlO 3 /SrTiO 3 heterostructures were grown at the Augsburg University using pulsed laser deposition with in-situ monitoring of the LaAlO 3 layer thickness by reflection high energy electron diffraction. The single crystalline The capacitance of our devices is measured at MIT with a home-built capacitance bridge. For a two-terminal capacitor device C , the top gate is electrically connected to one plate of a standard capacitor C s ( typically 10 pF ), and the voltage or current signal is monitored at this "balance point" of the bridge, marked in 
Out-of-phase signals in the capacitance measurements
In the capacitance measurements, both the in-phase charging signal and the out-of-phase charging signal provide useful information. As shown in the electronic setup sketch in Figure 1 in the main text, the in-phase balancing measures the sample device capacitance C . Sometimes a small out-of-phase component is needed to null the bridge, due to the conductance or the inductance of the sample device. This out-of-phase component is particularly important in finite frequency region when the sample is close to depletion. In this case, the lateral resistance is so large that the capacitor device does not charge fully in response to the ac voltage at the measurement frequency of the capacitance bridge. A simple model of this situation is a two-element circuit with a capacitor C and a resistor R in series. In charging the capacitor C through the resistor R, the in-phase capacitance signal drops to half at frequency f R = 1 2πRC , and the out-of-phase signal peaks at the same frequency.
The charging of our devices is more complicated than a simple RC circuit, because of the finite cross-section of our circular device and the large value of the lateral resistance. Our device is similar to a distributed RC network, shown in Figure 1(a) , where the capacitances per unit area are in parallel with each other and connected by a finite lateral resistance r . At the edge of the circular device, the network is connected to the rest of the conductive interface, finally to the ohmic contacts. The charging response of this kind of distributed RC network was calculated in detail in Ref. 22 for circular disk, which finds that the peak in the out of phase signal occurs at f R = 1.3/C R l , where C is the capacitance in DC limit, and R l is the lateral resistivity per square.
The distributed RC network model provides a better fit to our measurements than the simple RC model, . At low f , C stays constant and the out-of-phase signal is close to zero. As f increases above the loss peak frequency f R , C rapidly diminishes, whereas the out-of-phase signal peaks at the same frequency. The fits of the in-phase C − f curves are using the distributed RC network are plotted in solid lines. As shown in Figure   1 (b), the measured C − f curves display a long tail at f > f R . The measured drop-off of C at f R is less abrupt than that given by the simple RC model, whereas the distributed RC network model tracks closely of the diminishing at f up to f R . In the frequency region higher than f R , the measured C − f curves deviates from the prediction of the network model.
The same trend is also seen in the out-of-phase signal. In Figure 1 (c), the out-of-phase charging signals are compared with the modeling curves using the RC network model. For each data set at certain carrier density, between 10 Hz and f R , all of the modeling curves track the measured results. But the measured higher frequency part is smaller than the prediction. The reason might be attributed to the giant dielectric constant of the SrTiO 3 substrate. The electronic system at the STO/LAO interface is the conductance channel connecting the capacitor device to the ohmic contact. The shunt capacitance between the interface and the grounded back gate is quite large ( ∼ 3.7 nF, see the second part of the supplement material) due to giant dielectric constant of SrTiO 3 at low temperature. The lateral two-point resistance is in the order of 100 -1000 Ω. As a result, there is a considerable loss of the signal and phase-rotation in high frequency region.
Although the fitting is not perfect at high frequencies, we can still obtain a good measurement of f R from fitting to the lower frequency portions of each of the data sets. The lateral resistance is determined qualitatively as R l = 1.3/C f R with the distributed RC network model. The result is plotted in Figure 2 against the electron density n. The lateral resistance R s increases from about 10 kΩ per square to about 20 M Ω per square near the depletion. We note that at density n lower than 2 -3 × 10 12 cm −2 , the lateral resistance is already bigger than the quantity h/e 2 .
Capacitance measurements at room temperature
Room temperature capacitance measurement were performed on both YBCO-top-gated capacitor devices and Au-top-gated devices. However, at room temperature the YBCO-top-gated devices generally have MΩ leakage even at zero gate voltage, and as a negative gate voltage V g is applied, the leakage conductance increases greatly so that the devices cannot be fully depleted.
Au-top-gated devices display no leakage currents at room temperature at V g > -0.6 V. For gate voltages below this value, leakage conductance appears and peaks to ∼ 3 MΩ near the depletion. An example of room temperature results of the gate voltage dependence of capacitance C and leakage conductance is shown in Figure 3 .
We have tested these Au-top-gated devices at 4 K. However, the leakage conductance increase dramatically to kΩ range, whose cause is not fully understood. As a result, we cannot achieve fully depletion of the devices. The capacitance enhancement signal measured in the Au-gated device at room temperature is similar to that of the YBCO-gated devices measured at 4 K. The main difference is the depletion voltage. As shown in Figure 2 , the YBCO-gated 12 u.c. device is depleted with roughly -0.25 V. In contrast, though the LAO thickness is same, a -3.5 V DC voltage is needed to deplete the interface in the Au-gated device shown in Figure 3 as well as Device 3 in the main text. This difference is consistent with the fact that depositing YBCO reduces the carrier density greatly, possibly as a result of strain.
Capacitance measurements using the back-gate and back-gating
We carried out capacitance measurements to determine the dielectric constant of the SrTiO 3 substrates in our samples. Figure 4 (a) displays the frequency dependence of the capacitance between the back gate and the interface.
At low frequency, the capacitance C stays almost constant. At the high frequency end, the C curve decreases because of the finite conductance of the leads and the interface. The low frequency capacitance value C ∼ 3700 pF is used to estimate the dielectric constant of the SrTiO 3 substrate. Given the size of the substrate (5 mm × 5 mm and 1 mm thick), the dielectric constant of the substrate is about 1.67×10 4 0 , where 0 is the vacuum permittivity.
The dielectric constant of the SrTiO 3 substrate is also measured by applying electric field from the back gate to tune the carrier density at the interface. Figure 4(b) shows the effect of the back gate on the penetration field measurements. We applied different negative DC voltages V b on the back gate to bring more charges into the We note that a side-effect of applying back gate voltage V b is the reduction of the negative divergence of the penetration current I y . It might be a result of the disorder brought by the back-gating, as observed in Ref 24 . Further studies are needed to understand the effect of the back-gating.
Stray background in the penetration field measurement
An offset in the penetration field measurements affects our estimation of the effective mass of the interface.
The offset is caused by the stray capacitance between electric leads. We worked to reduce the stray capacitance by using shielded cables up to very close to the sample. As a check of the effectiveness of this shielding, we measured the stray capacitance from an unattached electric lead close to a measured pad. The capacitance reading is in the order of 10 −3 pF, whereas a typical capacitance value of our device is in the order of 1 nF. For the penetration field configuration, the measured current to the unattached lead is plotted in Figure 5 and compared with the penetration current data of Device 1 as the voltage varies. The measurement frequency is 8 Hz and the temperature is 4.2 K. As shown in Figure 5 , the stray capacitance only gives a small positive background, which is less than 25 % of the penetration current signal of Device 1. The background signal does not change as the gate voltage is applied to this unattached wire. Note for free electrons the penetration current I y is proportional to . Thus, for a homogeneous 2D electron gas in a very narrow quantum well, the inverse compressibility 1,2 is given by
where n is the density of the mobile electrons, m * is their effective mass, and is the relative dielectric constant of the electron system. This approximation is generally called Hartree-Fock approximation.
The effect of the exchange energy affects d µ d n greatly at low charge densities. As n decreases, the exchange energy term is driven to negative infinity. In general, the correlation energy also leads to a negative electronic compressibility. Other factors may also affect the compressibility, such as, the shifting of the center position of electrons in finite-width quantum wells due to the application of the gate voltage, and the interaction of the charge carriers with non-electronic degrees of freedom such as phonons 5,15 . However, unlike our observed capacitance enhancement, these effects are not specific to low densities. Under this assumption, the effective mass m * is found to be 0.12± 0.02 m e . This estimated value is an order of magnitude lower than the theoretical prediction, in which the effective mass is determined by the coupling of the Ti 4+ orbitals and is found to be about 1.6 -4 m e [25] [26] [27] . The cause of this large disagreement has not been identified.
In our experimental setup, any offset in current reading due to the stray capacitance may affect the estimation of m * . However, we measured this offset and found that it is less than 25% of the measured I y signal for Device 1, which could lead to 20% underestimation of m * . One possible cause for the small measured m * might be that the YBCO top gate adjacent to the LAO layer affects the electronic state at the interface underneath the gate, for example, due to the strain induced by mismatching lattices. Further, we emphasize that Eq.1 holds for a homogeneous electron gas. For inhomogeneous electron systems additional terms arise in the energy functional and the capacitance 15 which represent the interaction between the charge carriers and all other degrees of freedom such as local potentials or phonons. In oxides, due to the strong confinement of the electron system at the interface 25 , these terms are expected to be enhanced as compared to standard, large bandwidth semiconductors. Yet, because the terms cannot be reliably quantified at present, they have not been included in this analysis, but can affect the estimate of the effective mass.
7 Two dimensional quantum nature of the electronic system at the interface The observed enhancement of capacitance and negative compressibility exist in a quite disordered electron system.
As shown in Fig. 2(a) , near depletion the sheet resistivity of the interfacial layer becomes much larger than the quantum conductance h/e 2 . Therefore, the electrons are localized at low densities and the system may of course be well outside of the valid range of the Hartree-Fock model. Strong disorder usually broadens the charging threshold for the structure and blurs away any sign of negative compressibility, as observed in GaAs heterostructures 7 . By contrast, as the density is lowered, the onset of negative compressibility is much sharper than predicted by Eq. 1.
Attempts to fit to Although the simple Hartree-Fock approximation does not work, the observation of the overscreening electric fields from the back gate may indicate that the interface behaves as a quantum mechanically two-dimensional electron system, with electrons having no degree of freedom to move in the direction perpendicular to the interface.
If there were several uncoupled layers in the conductance channel, each layer would successively screen the penetration field, and the penetration field would be substantially reduced. If these layers are coupled, one would expect strong dipolar screening of externally applied fields and, contrary to our observations, we should see no penetration field in the high density limit. On the other hand, it is possible that a 3D electron system overscreens external electric field if the physical thickness is reduced to below the typical screening length. The issue of dimensionality would be better resolved using quantum oscillation data on higher-mobility samples
